NFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO 1449 APR 0 3 2006 APR 0 3 2006 APR

Attorney Docket No. 2885/85

Serial No. 10/791,501

Applicant(s)
Vorbach et al.
Filing Date

Group Art Unit 2116

March 1, 2004 U.S. PATENT DOCUMENTS

TRADE	· ANT				
EXAMINER'S PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
E34,444	November 1993	Kaplinsky			
4,41,547	November 1983	Knapp et al.		11	
4,590,533	May 20, 1986	Miller			
4,852,048	July 25, 1989	Morton			
4,882,687	November 1989	Gordon			
4,918,440	April 17, 1990	Furtek et al.			
5,193,202	March 9, 1993	Jackson et al.			
5,212,716	May 1993	Ferraiolo et al.			
5,218,302	une 8, 1993	Loewe et al			
5,276,836	January 4, 1994	Fukumary et al			
5,311,079	May 10 1994	Ditlow et al.			
5,469,003	November 1995	Kean			
5,581,731	December 3, 1996	King et al.		·	
5,652,529	July 1997	Gould et al.			
5,748,979	May 1998	Trimberger			
5,752,035	May 1998	Trimberger			
5,754,820	May 19, 1998	Yamagami			
5,821,744	October 1998	Veytsman et al.			
5,844,422	December 1, 1998	Timberger et al.			
5,862,403	January 1999	Kanai et al.			
5,960,193	September 28, 1999	Guttag et al.			
5,999,990	Degember 1999	Sharrit et al.			
6,020,760	Ecoruary 1, 2000	Sample et al.			
6,026,481	February 2000	New et al.			
6,077,315	June 2000	Greenbaum et a.			
6,105,106	August 2000	Manning			
6,134,166	October 17, 2000	Lytle et al.	\		
6,185,256	February 2001	Saito et al.			
6,185,731	February 2001	Macda et al.			
6,1,8,240	February 2001	Nakaya			
5,198,304	March 2001	Sasaki			
6,216,223	April 2001	Revilla et al.			
6,256,724	July 2001	Hocevar et al.			
6,285,624	September 2001	Chen			
6,400,601	June 2002	Sudo et al.			
6,435,054	October 10,2000	Nguyen			/
6,476,634	November 2002	Bilski			
6,516,382	February 2003	Manning			

NFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449

Attorney Docket No. 2885/85	Serial No. 10/791,501	
Applicant(s) Vorbach et al.		
Filing Date March 1, 2004	Group Art Unit 2116	

U.S. PATENT DOCUMENTS

,	\	U.S. PATENT	DOCUMENTS			
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	RN34,444	November 1993	Kaplinsky		/	
	4,414,647	November 1983	Knapp et al.			
	4,590,58	May 20, 1986	Miller			
	4,852,048	July 25, 1989	Morton			
	4,882,687	November 1989	Gordon			
	4,918,440	April 17, 1990	Furtck et al.			
	5,193,202	March 9, 1993	Jackson et al.			
	5,212,716	May 1993	Ferraiolo et al			
	5,218,302	June 8, 1993	Locwe et al.			
	5,276,836	January 4, 1994	Fukumage et al.			
	5,311,079	May 10, 994	Ditjow et al.			
	5,469,003	November 1995	Kean			
	5,581,731	December 3, 1990	King et al.			
	5,652,529	July 1997	Gould et al.			
	5,748,979	May 1998	Trimberger			
	5,752,035	May 1998	Trimberger			
	5,754,820	May 19, 1998	Yamagami			
	5,821,744	October 1998	Veytsman et al.			
	5,844,422	December 1, 1998	Tri oberger et al.			
	5,862,403	January 1999	Kanaj et al.			
	5,960,193	September 28, 1999	Guttag al.			
	5,999,990	Dycember 1999	Sharrit et a			
	6,020,760	ebruary 1, 2000	Sample et al.			
	6,026,481	February 2000	New et al.			
	6,077,315	June 2000	Greenbaum et a.			
	6,105,106	August 2000	Manning	\		
	6,134,166	October 17, 2000	Lytle et al.	1		
	6,185,25	February 2001	Saito et al.			
	6,185,731	February 2001	Maeda et al.			
	6 88,240	February 2001	Nakaya	`		1001
	6,198,304	March 2001	Sasaki			
	6,216,223	April 2001	Revilla et al.			
	6,256,724	July 2001	Hocevar et al.			
	6,285,624	September 2001	Chen			
	6,400,601	June 2002	Sudo et al.		1	
	6,435,054	October 10,2000	Nguyen			
	6,476,634	November 2002	Bilski			
	6,516,382	February 2003	Manning			

NFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449

Attorney Docket No. 2885/85	Serial No. 10/791,501	/
Applicant(s) Vorbach et al.		
Filing Date March 1, 2004	Group Art Unit 2116	

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUB/LASS	FILING DATE
	6,518,787	February 2003	Allegrucci et al.			
	6,25,678	February 2003	Vecnstra et al.			
	6,631,187	October 2003	Abramovici et al.			
	6,633,181	October 2003	Rupp			
	6,658,564	December 2003	Smith et al.			
	6,708,325	March 2004	Cooke et al.	1		
	6,757,892	June 2004	Gokhale et al.			
	6,782,445	August 2004	Olgiati et al.			
	6,803,787	October 2004	Wicker, J.			
	6,871,341	March 2005	Sylvi			
	6,874,108	March 2005	Abramovici et al.			
	6,886,092	April 2005	Douglass et al.			
	6,901,502	May 2005	Yano et al.			
	6,961,924	November 2005	Bates et al.			
	6,928,523	August 2005	Yamada, Akira			
	7,010,687	March 2006	Vorbach et al.			
	7,237,087	June 26, 2007	(orbach et al.			
	7,249,351	July 2007	Songer et al.			
	7,254,649	August 2007	Subramanny et al.			
	2001/0032305	Ctober 2001	Barry			
	2002/0103839	August 2002	Ozawa			
	2002/083308	June 27, 2002	Pereira et al.			
***************************************	2003/0001615	January 2003	Sucyoshi et al.			
	2003/0086300	May 2003	Noves et al	N		

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANS YES	LATION
	9398 552	November 22, 1990	EPO				
į	0 735 685	October 2, 1996	EPO				
	0 746 106	December 4, 1996	EPO				
	0 748 051	December 11, 1996	EPO				
	1 061 439	December 20, 2000	EPO				
	199 26 538	December 14, 2000	Germany			Abs	
	WO92/01987	February 6, 1992	PCT				
	WO04/I14128	December 29, 2004	PCT				

NFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449

Attorney Docket No. 2885/85	Serial No. 10/791,501	
Applicant(s) Vorbach et al.		
Filing Date March 1, 2004	Group Art Unit 2116	

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TEANS	ATION NO
	05-309184	December 16, 2003	Japan			English Equivalent = USP 5,193,202 cited above	

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE	, DATE, PERTINENT PAGES	ETC.			
	Albahama, O.T. et al., "On the Viability of FPGA-Based Into College of Science, London, 1999 IEEE, pp. 206-215.	egrated Coprocessors," Dept of E	lectrical and Electronic Engineering, Imperial			
	Athanas et al., "Processor Reconfiguration Through Instructi	ion-Set Metamorphosis 1993, IE	EE Computers, pp. 11-18.			
	Bakkes, P.J., et al., "Mixing Fixed and Reconfigurable Logic University of Stellenbosch, South Africa, 1996 IEEE, pp. 11	of for Array Processing," Dept. of E 8-125.	Electrical and Electronic Engineering,			
	Bratt, A, "Motorola field programmable analogue arrays, pre Gadbrook Business Centre, Northwich, Cheshin, 1998, The	sent hardware and future trends," Institute of Piectrical Engineers, I	Motorola Programmable Technology Centre, EE. Savoy Place, London, pp. 1-5.			
	Cardoso, Joao M.P. and Markus Weinhardt, "XPP CC: A C Programmable Logic and Applications. Reconfigurable Com Proceedings (Lecture Notes in Computer Science, Vol. 438	Compiler with Temporal Partition puting is Going Mainstream, 12th () Spyinger-Verlag Berlin, German	ing for the PACT-XPP Architecture," Field- International Conference FPL 2002, y, 2002, pp. 864-874.			
	Compton, K. et al., "Configurable Computing: A Survey of Report, 1999, (XP-002315148), 39 pages.	Systems and Software," Northwest	tern University, Dept. of ECE, Technical			
	DeHon, A., "DPGA Utilization and Application," MIT crtif Symposium on Field-Programmable Gate Arrays (FPGA '96	icia Intelligence Laboratory, Proc i), IEBE Computer Society, pp. 1-	eedings of the Fourth International ACM			
	Franklin, Manoj et al., "A Fill-Unit Approach to Maltiple Ins Microarchitecture, November 1994, pp. 162-171	struction suc," Proceedings of th	e Annual International Symposium on			
	Hwang, K., "Advanced Computer Architectuse - Parallelism, Scalability, Programmability," 1993, McGraw-Hill, Inc., pp. 348-355.					
	IBM Technical Disclosure Bulletin, IBM Lorp., New York, XP000424878, Bo 36, Nr. 11, 1 November 1993, pp. 335-336.					
	Knittel, Gunter, "A PCI-compatible FBGA-Coprocessor for 2D/3D Image Processog," University of Turgingen, Germany, 1996 IEEE, pp. 136-145.					
	Lee et al., "A new distribution network based on controlled switching elements and its applications," IEEE/ACT Trans. of Networking, Vol. 3, No. 1, pp. 70-81, February 1995.					
	Lee, Jong-cun et al., "Recognigurable ALU Array Architecture with Conditional Execution," International Soc. Design Conference (ISOOC) [online] October 25, 2004 Seoul, Korea, 5 pages.					
	Margolus, N., "An FP#A architecture for DRAM-based systolic computations," Boston University Center for Computational Science and MIT Artificial Intelligence Laboratory, IEEE 1997, pp. 2-11.					
	Ozawa, Motokazzi et al., "A Cascade ALU Architecture for A Electronics Soylety, Tokyo, Japan, Vol. E84-C, No. 2, Febru		ssors," IBCE Transactions on Electronics,			
	Quenot, G.M., et al., "A Reconfigurable Compute Engine for DGA/Etablissement Technique Central de l'Armement, Fran	r Real-Time Vision Automata Pro- ice, 1994 IEEE, pp. 91-100.	totyping," Labbratoire Systeme de Perception,			
	Tsutsy, A., et al., "YARDS: FPGA/MPU Hybrid Architectu Labratories, Japan, 1997 ACM, pp. 93-99.	re for Telecommunication Data Pr	rocessing," NTT Optical Network Systems			
	reinhardt, M., "Compilation Methods for Structure-program CONTENTS AND ENGLISH ABSTRACT PROVIDED	nmable Computers," dissertation,	ISBN 3-89722-011-3, 1997. [TABLE OF			
/	XILINX, "Spartan and SpartanXL Families Field Programm	able Gate Arrays," January 1999,	Xilinx, pp. 4-3 through 4-70.			
	Zhang, et al., "A 1-V Heterogeneous Reconfigurable DSP IC Circuits, Vol. 35, No. 11, November 2000, pp. 1697-1704.	for Wireless Baseband Digital Si	gnal Processing," IEEE Journal of Solid-State			
EXAMINER	/Nitin Patel/	DATE CONSIDERED	05/29/2008			
EXAMINER: Initi considered. Includ	ial if citation considered, whether or not citation is in conforma- de copy of this form with next communication to applicant.	nce with M.P.E.P. 609; draw line the	hrough citation if not in conformance and the			